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Anotace 
Předmětem diplomové práce je návrh operačního transkonduktančního zesilovače sigma-delta 
modulátoru v CMOS technologii. V úvodu jsou obecně popsány vlastnosti a parametry 
tranzistorů CMOS. Metodika návrhu je založena na EKV modelu, proto se tato práce zabývá i 
extrakcí jeho parametrů pro zvolenou technologii. Další část se zkoumá požadavky na zesilovač 
pracující v sigma-delta modulátoru a popisuje jednotlivé zvolené struktury zapojení. Návrh 
zesilovače je zaměřen na dosažení požadovaných parametrů. Těmi jsou vysoký DC zisk, rychlé 
ustálení výstupního napětí, nízké spotřeby v klidovém stavu a šumových vlastností. Celý návrh 
zesilovače probíhá v programu Cadence a jeho simulátoru Eldo. V poslední části jsou shrnuty 
dosažené vlastnosti navrženého zesilovače a jeho chování v sigma-delta modulátoru. 
Annotation 
The goal of the diploma thesis is design of operational transconductance amplifier for sigma-
delta modulator in CMOS technology. In the introduction characteristics and parameters of 
CMOS devices are described generally. The design methodology is based on EKV model. Thus, 
one chapter focuses on its parameters extraction for concrete technology. Next parts analyze 
requirements of OTA working in sigma-delta modulator and describe particularly chosen sub-
circuits. Design of the amplifier aims to achieve appropriate values of all important parameters 
such as high DC gain, fast settling the output voltage response, low quiescent consumption, and 
noise performance. The whole amplifier is designed in Cadence and its behavior simulated in 
Eldo. The last section discuses parameters of proposed OTA and its behavior in sigma-delta 
modulator. 
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1 Introduction 
The motivation for this diploma thesis can be found in personal electronics implementing 
capacitive touchscreen solution. As in other business sectors, customers require prices to 
descent continually. Thus, designers have to develop new methods for touch sensing controller 
enabling to produce a devices with smaller die size. Smaller die size allows higher integrity in 
fabrication process as well as lower prices. 
The goal of this diploma thesis is to design one functional block in novel touch sensing method. 
It is novel method due to implementation of a sigma-delta converter. One of the key functional 
block in sigma-delta converter is amplifier. Therefore, the diploma thesis focuses on the 
amplifier and describes process of design. Amplifier for this task requires to achieve parameters 
which are analyzed as well. All design bases on 90 nm CMOS technology process. 
The diploma thesis originates as work of one student at part-time job in company ST 
Microelectronics. The diploma thesis should have taught the student a method so that he can 
use in similar tasks. It should have also formed inventions and enabled to clarify preferences. 
Student familiarized with CMOS technologies and their exercise in practical task. This is the most 
important contribution of diploma thesis.  
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2 Sigma-Delta Converter 
The introduction into touch sensing controller should begin with description of the technique to 
find out that touch was released. A thin layer is placed under glass with forcing lines and sensing 
lines. These lines form X-Y grid. During the touch, a charge moves from forcing to sensing line. 
For successful detection of position of a touch it is necessary to convert the amount of the charge 
into digital code for next post-processing. 
The conversion of the amount of charge into digital code ensures analog-to-digital converter 
(ADC). It can be separated in two categories depending on the rate of sampling. There is 
conventional AD converter which is the non-oversampling category. It samples the input signal 
at the Nyquist rate (Eq. 2.1) [1], where B is the bandwidth of the signal and fs is the sampling 
rate. The second category is called an oversampling AD converter whose sampling rate of input 
signal is much higher than the signal bandwidth. The relation between sampling rate fS of input 
signal and required Nyquist condition is expressed in term oversampling ration OSR (Eq. 2.2). 
 𝑓𝑠 = 2 ∙ 𝐵 Eq. 2.1 
 𝑂𝑆𝑅 =
𝑓𝑆
2 ∙ 𝐵
 Eq. 2.2 
Resolution of oversampling ADC is much higher than for conventional one. The resolution is 
determined by digital signal processing instead of complex and very precise analog design. 
Differences between those converter processes can be seen in Fig. 2.1. TO minimize aliasing 
effects, signal passes through the filter. Then it is sampled by sample-and-hold circuit, quantized, 
and encoded into the required digital format. The oversampling ADCs employ much higher 
sampling rate than conventional ones. Thus an aliasing effect is not dominant. Therefore, the 
anti-aliasing filter is not necessary and simple first-order filter is required only. The sample-and-
hold block is not needed to be implemented either because the modulator contains switch-
capacitor circuit. More details about the circuit can be found in next sub-chapter. The output 
pulses of modulator represent average of input analog signal. These pulses are modulated in 
real time, therefore, it is not needed to hold the input value. Quantizer is a part of the modulator. 
The digital signal processing has three purposes, filtering any out-of-band quantization noise, 
suppressing out-of-band signal, and encoding output code into required format. 
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Fig. 2.1: Principle of ADCs a) non-oversampling, b) oversampling [1] 
Intuitively, operation of sigma-delta ADC is illustrated in Fig. 6.11. Assuming that a DC signal is 
on the input VI. The integrator is constantly ramping up or down at node A. The output of the 
comparator is fed back through a 1-bit DAC to the summing input at node B. This provides the 
negative feedback loop that forces the average dc voltage at node B to be equal to VI. It implies 
that the average DAC output voltage must equal the input voltage VI. The average DAC output 
voltage is controlled by the ones-density in the 1-bit data stream from the comparator output. 
If the input signal goes positive towards +VREF, the number of "ones" in the serial bit stream 
raises as well. The number of "zeros" decreases. Similarly, if the signal goes negative towards –
VREF, the number of "ones" in the serial bit stream decreases as well. The number of "zeros" 
increases. As it is described, sigma-delta modulator converts the average value of the input 
voltage into the serial bit stream. The last block, which contains digital filter and decimator, 
processes the serial bit stream and produces the final output data [3]. 
 
Fig. 2.2: First-order sigma-delta ADC [3] 
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3 CMOS Technology 
A little introduction CMOS (Complementary metal-oxide-semiconductor) technology is given in 
this chapter. The technology is called complementary because there are used n-type and p-type 
device. For successful implementation to integrated circuit it is necessary to understand 
behavior of employed devices. That is the reason why many behavioral models of transistor 
were created in the past. They provide better understanding. Some of them can be used in hand 
calculation and some are used in very complex modeling in SPICE simulation. The used CMOS 
technology is internal of ST Microelectronics and it bases on 3.3 volts. 
3.1 MOS Transistor 
The most used device in CMOS technology is MOSFET transistor. It can be separated into two 
categories in dependence on type of doping: NMOS and PMOS. Transistor is four terminals non-
linear device. The fourth terminal called Bulk connects substrate for NMOS or well for PMOS. 
Correct function of device is provided that the bulk must be connected to lowest potential for 
NMOS, respective highest potential for PMOS. The majority carriers in p-substrate of NMOS are 
holes. There is a non-inductive channel under gate-oxide. If voltage VGS is increased, the gate 
gets more positive, electrons are pulled under the gate-oxide while the holes are removed from 
area under gate-oxide. The concentration of electrons is equal to the doping concentration of 
substrate and channel between drain and source becomes inductive. The voltage VGS which 
creates equilibrium is defined as the threshold voltage VTH.  The behavior of transistor can be 
described as voltage controlled current source. 
 
Fig. 3.1: Transistor schematic symbol used in this thesis a) NMOS, b) PMOS 
3.1.1 Characteristic of MOSFET 
If transistor is described as voltage controlled current source, details can be discussed. The 
output characteristic, ID= f(VDS), can be separated into two regions. The first one is the triode-
 [6]   
  
region and the second one is the saturation-region. The triode-region (aka linear or ohmic) is 
defined by conditions and drain current corresponds with Eq. 3.1 [1].  
 
𝐼𝐷 = 𝜇0𝐶𝑂𝑋
𝑊
𝐿
[(𝑉𝐺𝑆 − 𝑉𝑇𝐻)𝑉𝐷𝑆 
 −
𝑉𝐷𝑆
2
2
] 
𝑓𝑜𝑟 𝑉𝐺𝑆 ≥ 𝑉𝑇𝐻  𝑎𝑛𝑑 𝑉𝐷𝑆 ≤ 𝑉𝐺𝑆 − 𝑉𝑇𝐻 
Eq. 3.1 
where Id is drain current, µCox is technological constant, W is effective channel width, L is 
effective channel Length, VGS is drain-source voltage, VTH is threshold voltage and VDS is drain-
source voltage. 
When VDS = VGS – VTH the charge distribution is zero at the end of channel-drain interface.  This 
voltage is called saturation VDSsat. It indicates when the channel charge becomes pinched off at 
the channel-drain interface. Hence another increase of drain-source voltage does not raise the 
drain current. If condition VDS,sat = VGS – VTH is substituted into Eq. 3.1, a term for drain current in 
saturation region can be obtained  Eq. 3.2 [1] 
 
𝐼𝐷 = 𝜇0𝐶𝑂𝑋
𝑊
2𝐿
(𝑉𝐺𝑆 − 𝑉𝑇𝐻)
2 
𝑓𝑜𝑟 𝑉𝐺𝑆 ≥ 𝑉𝑇𝐻  𝑎𝑛𝑑 𝑉𝐷𝑆 ≥ 𝑉𝐺𝑆 − 𝑉𝑇𝐻. 
Eq. 3.2 
 
Fig. 3.2: The output characteristics of MOSFET transistor 
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There are two differences between PMOS and NMOS characteristic. Naturally, the polarity of all 
values are inverted. But there is also ratio between technology constant µCox of NMOS and 
PMOS. This is because mobility µp of holes is slower than µn of electrons. Generally, the µp could 
be two up to four times less than µn. Specific value of the ratio depends on technology process 
3.1.2 Small Signal Model 
Before calculation AC gain it is necessary to define DC operating point of each transistors in the 
circuit. Small-signal model can be used for simplification of the calculation [1] . It has linear 
relation but parameters strictly depend on the operating point. Change of DC drain current ID 
corresponds to the change of gate-source voltage VGS and small-signal model changes as well. 
 
Fig. 3.3: MOS small signal mode a) Complex, b) Simplified [1] 
The most significant parameter of small-signal model is transconductance gm. The 
transconductance parameter gm gives relation between AC small-signal input voltage vgs and AC 
output current id at constant DC operating point (Eq. 3.3). If condition |vgs| << VGS applies, Eq. 
3.2 can be approximately obtained in an saturation-region given by Eq. 3.4 [1]. 
 𝑔𝑚 = [
𝜕(𝑖𝑑 + 𝐼𝐷) 
𝜕(𝑣𝑔𝑠 + 𝑉𝐺𝑆)
]
𝑉𝐺𝑆 = 𝑐𝑜𝑛𝑠𝑡.
𝐼𝐷 = 𝑐𝑜𝑛𝑠𝑡.
= 𝜇0𝐶𝑂𝑋
𝑊
𝐿
(𝑣𝑔𝑠 + 𝑉𝐺𝑆 − 𝑉𝑇𝐻) Eq. 3.3 
 𝑔𝑚 ≅ 𝜇0𝐶𝑂𝑋
𝑊
𝐿
(𝑉𝐺𝑆 − 𝑉𝑇𝐻) = √2𝜇0𝐶𝑂𝑋
𝑊
𝐿
|𝐼𝐷| Eq. 3.4 
 𝑖𝑑 = 𝑔𝑚 ∙ 𝑣𝑔𝑠 Eq. 3.5 
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The next important parameters represent output conductance gDS (Eq. 3.6 [1]) of the transistor 
in saturation, respectively output resistance ro (Eq. 3.7 [1]). They can be expressed as 
 𝑔𝐷𝑆 = 𝑟𝑜
−1 = [
𝜕(𝑖𝑑 + 𝐼𝐷) 
𝜕(𝑣𝑑𝑠 + 𝑉𝐷𝑆)
]
𝑉𝐷𝑆 = 𝑐𝑜𝑛𝑠𝑡.
𝐼𝐷 = 𝑐𝑜𝑛𝑠𝑡.
 Eq. 3.6 
 𝑟𝑜 =
1 +  𝜆𝑉𝐷𝑆
𝜆𝐼𝐷
≅
1
𝜆𝐼𝐷
, Eq. 3.7 
where λ is channel-length modulation parameter. 
The last significant parameter describing AC behavior is called transition frequency fT [1]. At the 
critical frequency fT the transistor has no gain and becomes an attenuator. As a result, parasitic 
capacity CGS occurs in parallel from gate to source and input signal is shorted through the CGS to 
ground.  
 𝑓𝑇 ≅
𝑔𝑚
2𝜋𝐶𝐺𝑆
=
3𝜇0𝐶𝑂𝑋 ∙ (𝑉𝐺𝑆 − 𝑉𝑇𝐻)
4𝜋 ∙ 𝐿2𝐶𝑂𝑋
=
3𝜇0 ∙ 𝑉𝐷𝑆,𝑠𝑎𝑡
4𝜋 ∙ 𝐿2
 Eq. 3.8 
This parameter obviously relates to high-speed. To increase the speed, the smallest possible 
channel length and large VDS,sat need to be used. However, very small length corresponds to 
lower output resistance that means lower gain. Transition frequency for the PMOS device is also 
smaller than for NMOS one. The fT of short-channel device can be written as [1] 
 𝑓𝑇 ≅
𝑉𝐷𝑆,𝑠𝑎𝑡
𝐿
. Eq. 3.9 
3.1.3 Noise of MOSFET 
The MOSFET transistor, as noise generator, produces undesired components. The thermal noise 
is caused by channel resistance. The flicker noise is due to the trapping of charges at the oxide-
semiconductor interface [1]. All equations are obtained in [1]. As can be seen in Fig. 3.4, the 
source of output drain current is placed across the drain and source of the transistor. The source 
of input-referred noise is placed in front of gate. 
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Fig. 3.4: MOSFET models with a) drain current noise, b) input-referred noise [1] 
Power spectral density PSD of MOSFET drain current noise includes both noise signals and 
correspond to Eq. 3.10 [1] 
 𝐼𝑀
2 = 𝐼1 𝑓⁄
2 + 𝐼𝑅
2 =
𝐾𝐹 ∙ 𝐼𝐷
𝐴𝐹  
𝑓 ∙ 𝐶𝑂𝑋
2 𝐿𝑊
+
8𝑘𝑇
3
∙ 𝑔𝑚, Eq. 3.10 
where KF is the flicker noise coefficient, AF is the flicker noise exponent and f is the frequency 
variable to integrate over. 
Note that noise performance is referred to the input of the device. Relation between input and 
output of the device corresponds with transconductance gm. Thus the input-referred noise PSD 
is given as [1]  
 𝑉𝑖𝑛𝑜𝑖𝑠𝑒
2 =
𝐾𝐹 ∙ 𝐼𝐷
𝐴𝐹  
𝑓 ∙ 𝐶𝑂𝑋
2 𝐿𝑊 ∙ 𝑔𝑚2
+
8𝑘𝑇
3𝑔𝑚
. Eq. 3.11 
It is obvious that increasing tranconductance gm (making the transistor wider) reduces input-
referred flicker noise as well as thermal noise. Beware of circuits like a current mirror which does 
not have an input signal. Therefore it is required to focus on noise in output drain current. 
Statement is not obvious, which transistor (PMOS or NMOS) is chosen for low-noise design. In 
modern technologies (350nm and later), where n-type polysilicon is implemented to form a gate 
of the NMOS as well p-type polysilicon is used for PMOS, both devices have an equal noise 
performance [1]. 
3.1.4 Level of Inversion 
Transistor operates in many regimes. The most of the transistor parameters depend on the level 
of inversion in which the transistor operates. There are three regimes in which MOS device can 
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operate: weak inversion, moderate inversion and strong inversion (Fig. 3.5). For given drain 
current, the inversion can be controlled by sizing of MOS devices. 
 
Fig. 3.5: MOSFET transfer characteristic [6] 
The weak inversion (aka Subthreshold regime) has the channel weakly inverted. This allows to 
operate the transistor with small gate voltage. Since the substrate is weakly doped and there is 
not enough charge in the channel to generate a significant electric field to pull electrons from 
the source to the drain. Current flows by diffusion, not drift [6]. This operating regime is used 
for very low-power devices and input differential pair because it reaches maximum of 
transconductance efficiency gm/ID, minimum input-referred voltage noise PSD for given ID, and 
minimum input offset voltage [9]. A negative feature is low transient frequency, thus low speed. 
In the moderate inversion a transistor does not switch immediately from an exponential, weak-
inversion behavior to a quadratic, strong-inversion behavior. There is a smooth transition 
between the two extremes where drift and diffusion generate the current with neither effect 
dominating [6]. 
The strong-inversion operation becomes when VGS is sufficiently large than threshold voltage 
VTH. The gate gets more positive, a large number electrons are pulled under the gate-oxide while 
the holes are removed from the area under gate-oxide. Current flows by drift, not diffusion. This 
operating regime is used for current mirrors because it reaches minimum current mismatch and 
maximum transient frequency [9]. A negative feature is large current noise density. 
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The changeovers between weak, moderate, and strong inversion can be approximately found 
by saturation voltage conditions VDS,sat = VGS – VTH  or drain current conditions (Tab. 3.1). The 
specific current is IS (Eq. 3.12 [6]) current depends on technology current IO (Eq. 3.14 [5]) and 
dimensions of device.  
Tab. 3.1: Criterial for inversion boundaries  
 
Strong inversion VDS,sat ≥ 100 mV ID ≥ 10Is 
Moderate inversion 100 mV > VDS,sat > -100 mV 10Is > ID > 0.1Is 
Weak inversion VDS,sat  ≤ -100 mV ID ≥ 0.1Is 
3.2 EKV Transistors Model 
The analog design is complicated task. How to set initial dimensions of the devices in topology, 
so that a large number of simulation runs is not effective to get the desired operation point. The 
very complex technology models cannot be used for hand design. The EKV transistor model 
transistor is one of the most popular analytical model for first-order hand design. The EKV 
transistor model provides an excellent match from weak through moderate to strong inversion 
and is yet simple to be used for hand design, optimization, and circuit parameter estimation. 
3.2.1 Analytical Model 
The EKV model of transistor is based on inversion coefficient IC, the parameter which modulates 
drain current trough all inversion regions. To ensure weak inversion set IC ≤ 0.1. For strong 
inversion set IC ≥ 10. The value in between (e.g. IC = 1) corresponds to moderate inversion. All 
of these conditions are based on terms in Tab. 3.1. The most significant equation of EKV model 
in saturation is [5] 
 𝐼𝐷 = 2𝑛𝜇0𝐶𝑂𝑋𝑈𝑇
2 𝑊
𝐿
𝑙𝑛2 (1 + 𝑒
𝑉𝐺𝑆−𝑉𝑇𝐻
2𝑛𝑈𝑇 ) = 𝐼𝑂
𝑊
𝐿
𝐼𝐶 Eq. 3.13 
 𝐼𝑂 = 2𝑛𝜇0𝐶𝑂𝑋𝑈𝑇
2 Eq. 3.14 
 𝐼𝑆 = 𝐼𝑂
𝑊
𝐿
 Eq. 3.12 
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where IO is technology current, thermal voltage UT = kT/q, the value for 300K is 25.85mV and n 
is modulation coefficient. Transconductance efficiency (Eq. 3.15 [7]) and drain-source saturation 
voltage (Eq. 3.16 [7]) can be obtained as follows, 
 
𝑔𝑚
𝐼𝐷
=
1
𝑛𝑈𝑇 (√𝐼𝐶 +
1
4 +
1
2)
 
Eq. 3.15 
 𝑉𝐷𝑆,𝑠𝑎𝑡 = 2𝑈𝑇 [(√𝐼𝐶 +
1
4
+
1
2
) + 1]. Eq. 3.16 
The gate-oxide capacitance expression is given as [7] 
 𝐶𝐺𝑂𝑋 = 𝑊𝐿𝐶𝑂𝑋 =
𝐿2
𝐼𝐶
𝐼𝐷
𝐼𝑂
𝐶𝑂𝑋 . Eq. 3.17 
3.3 Extraction of EKV Model Parameters 
This chapter explicates a parameter extraction methodology. As it was shown in previous 
chapter, it is needed to know technology current for first-order hand design. For verification EKV 
model it is necessary to get the modulation coefficient n from another test bench. The EKV 
model is a complex model described by many parameters, not only few ones. According to [5] 
and [7] the extraction procedure is done, where dimensions of transistors W and L are set to 5 
µm for simplification. 
3.3.1 Technology Current 
First of all, it is necessary to extract technology current IO. It depends on given technology and 
type of MOSFET, the typical values of IO range from 100nA to 500nA for NMOS, and 40nA to 
120nA for PMOS [6]. According to test bench (Fig. 3.6) characteristic root of ID vs. source voltage 
VS is plotted (Fig. 6.11).  Note that the gate-source voltage must get the transistor in strong 
inversion saturation. From slope (Eq. 3.19 [5]) of decreasing function the technology current IO 
(Eq. 5.1) can be read. 
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Fig. 3.6: Circuits used for the simulations of the √ID vs. VS characteristic a) NMOS, b) PMOS [5] 
   
Fig. 3.7: Characteristics for slope obtaining [5] 
 √𝐼𝐷 = √
𝑛𝛽
2
 (𝑉𝑃 − 𝑉𝑆) =
√𝐼𝑆
2𝑈𝑇
(𝑉𝑃 − 𝑉𝑆) Eq. 3.18 
 𝑠𝑙𝑜𝑝𝑒 = 𝑚𝑎𝑥 (
𝑑√𝐼𝐷
𝑑𝑉𝑆
) Eq. 3.19 
 𝐼0 =
(𝑠𝑙𝑜𝑝𝑒 ∙ 2𝑈𝑇)
2
𝑊
𝐿
 Eq. 3.20 
3.3.2 Modulation Coefficient 
After extraction of the technology current it is necessary found out the modulation coefficient n 
for verification of obtained results. Modulation coefficient can reach approximately a value 1.5, 
depends on technology and type of MOSFET. According to test bench (Fig. 3.8) is plotted 
characteristic of pinch-off voltage VP vs. gate-source voltage VGS (Fig. 3.11).  The pinch-off 
√I
D
[√
A
]
VS [V]
VGS1
VGS2
VGS3 VGS1 < VGS2 < VGS3
𝑠𝑙𝑜𝑝𝑒 =
√𝐼𝑆
2𝑈𝑇
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voltage VP corresponds to the value of the channel potential for which the inversion charge 
becomes zero in a non-equilibrium situation. From pinch-off characteristic it is possible get 
threshold voltage VTH (Eq. 3.22) which is determined as the particular value of VG corresponding 
to the VP = 0 cross point. The value of the drain current ID (Eq. 3.21 [5]) equals approximately to 
half of the specific current IS. The transistor is therefore biased in the middle of moderate 
inversion region. Modulation coefficient n is obtained from slope of pinch-off voltage 
characteristic (Eq. 3.23). 
 
Fig. 3.8: Circuits used for the simulations of the pinch-off voltage a) NMOS, b) PMOS [5] 
 𝐼𝐷 = 𝐼𝑠 ∙ [𝑙𝑛(2)]
2 ≅
𝐼𝑆
2
=
𝐼0
2
𝑊
𝐿
 Eq. 3.21 
  
Fig. 3.9: Characteristics for modulation coefficient obtaining [5] 
 𝑉𝑇𝐻 = 𝑉𝐺𝑆   𝑓𝑜𝑟 𝑉𝑃 = 0 Eq. 3.22 
 𝑛 = (
𝑑𝑉𝑃
𝑑𝑉𝐺
)
−1
 Eq. 3.23 
V
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]
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3.3.3 Verification of Results 
Fitting results for a both transistors are plotted in Fig. 3.10 with a corresponding relative error 
in Fig. 3.11. The simulated characteristics are simply obtained by sweeping the gate-source 
voltage in range from 0.3 V to 2 V and plotting root of drain current. Cross points are calculated 
by Eq. 3.13 with obtained technology parameter. Below the range the relative error is significant. 
But in this operating range, which is sufficient considering used technology, the relative error 
does not exceed 20% over the whole VGS range.  
  
Fig. 3.10: Fitting results of the drain current a) NMOS, b) PMOS 
  
Fig. 3.11: Relative errors of the fitting a) NMOS, b) PMOS 
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4 Theoretical Study 
The touch sensing controller with sigma-delta converter is a method which could bring a smaller 
device than previous solutions. Smaller die size increases yield of silicon wafer. Higher efficiency 
of chip fabrication makes a higher profit, stable costumers etc. The economic responsibility is 
assigned to management. Furthermore, the results of feasibility study indicate that the solution 
using sigma-delta converter provides smaller die’s area and lower power consumption. 
4.1 Amplifier in Σ-Δ Modulator 
Amplifiers are basic blocs of sigma-delta modulator used for Switching Capacitor (SC) networks 
or active RC integrators, it depends on operational mode. Amplifier design usually comprises 
requirements for the DC gain, dynamic behavior and input referred noise. In this chapter main 
aspects are described for amplifier design and its parameters in dependence on behavior of 
sigma-delta modulator. 
The ideal performance of the SC network employed in proposed sigma-delta ADC (Fig. 4.1) is 
derived in Eq. 4.1, where the output voltage response ΔVO is caused by input step voltage VI. The 
ideal SC networks implies that the input parasitic capacitor CP is neglected and DC gain AO 
reaches infinity.  
 
Fig. 4.1: Switching Capacitor network employed in sigma-delta modulator 
 ∆𝑉𝑂 = 𝑉𝐼
𝐶𝐷𝐴𝐶
𝐶𝐹
 Eq. 4.1 
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4.1.1 Finite DC gain 
 The most discussed non ideal parameter is the finite amplifier DC gain. The SC network is 
affected by finite DC gain AO (open-loop gain) and parasitic capacitor CP, which is neglected. The 
expression can be obtained approximately for the output voltage response ΔVO Eq. 4.2 [8] of the 
leaky SC network, 
It is obvious that to achieve an ideal case it is necessary to increase the DC gain AO as much as 
possible. As can be seen in Fig. 4.1, according to SC theory the SC network employs a gain 
coefficient which is implemented as capacitor ratio. Of course the variations of capacitors in 
technological process might bring another non ideal effects, but this aspect is neglected here. 
4.1.2 Dynamic Behavior 
Speed limitation of amplifiers in SC networks cause errors in a charge transfer. Transient 
response performance for settling output voltage error will be higher as sampling frequency will 
increase. The time slot for the charge transfer gets reduced by increasing sampling frequency. 
At the end of every time slot the output of SC network must achieve the final voltage value 
safely. The dynamic limitation is given by a finite unity gain bandwidth UGB, phase margin PM, 
and slew-rate SR. It also corresponds with connected capacitors CDAC and CF as well as parasitic 
capacity CP and an output capacity of the amplifier CL. There is defined an equivalent capacitor 
CTOT in Eq. 4.4. It corresponds with the SC network circuit in Fig. 4.1, which comprises both 
capacitor CDAC, CF and output capacity CL. The parasitic capacity CP is neglected for its small value. 
The slew-rate corresponds with maximum output current which can drive a load capacity. In 
proposed case the SR is obtained as [1]  
 ∆𝑉𝑂 = 𝑉𝐼
𝐶𝐷𝐴𝐶
𝐶𝐷𝐴𝐶 + 𝐶𝐹
𝐴𝑂
+ 𝐶𝐹
 
Eq. 4.2 
 𝐴𝑂 = 𝑅𝑜 ∙ 𝑔𝑚. Eq. 4.3 
 𝐶𝑇𝑂𝑇 = 𝐶𝐿 +
𝐶𝐷𝐴𝐶‖𝐶𝑃 ∙ 𝐶𝐹
𝐶𝐷𝐴𝐶‖𝐶𝑃 + 𝐶𝐹
≅ 𝐶𝐿 +
𝐶𝐷𝐴𝐶 ∙ 𝐶𝐹
𝐶𝐷𝐴𝐶 + 𝐶𝐹
 Eq. 4.4 
 𝑆𝑅 =
𝐼𝑂
𝐶𝑇𝑂𝑇
=
𝐼𝑂
𝐶𝐿 +
𝐶𝐷𝐴𝐶 ∙ 𝐶𝐹
𝐶𝐷𝐴𝐶 + 𝐶𝐹
. 
Eq. 4.5 
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For next minimization of the settling error it is necessary to define acceptable unity gain 
bandwidth, the frequency where gain equals one.  According to references, the unity gain 
frequency UGF must be at least 5 [8] or 6 [4] higher than the sampling frequency fS (Eq. 4.6). 
 𝑈𝐺𝐹 ≥ 5 ∙ 𝑓𝑆 Eq. 4.6 
 
Fig. 4.2: AC characteristic of amplifier [8] 
 𝑝𝑜𝑙𝑒𝑑𝑜𝑚 = 𝑅𝑜𝐶𝑇𝑂𝑇 Eq. 4.7 
 𝑈𝐺𝐹 =
𝑔𝑚
2𝜋 ∙ 𝐶𝑇𝑂𝑇
 Eq. 4.8 
AC characteristic summarize some important parameters of the amplifier. The first one is open-
loop gain AO. The frequency, where the gain decreases by 3 dB, is dominant pole. Expression of 
this is given by Eq. 4.7 [8], where ro is the output resistance of the amplifier. The next parameter 
UGF has been already mentioned. This parameter must fulfil the previous condition but it is not 
desirable to achieve much higher frequency. If gain of amplifier gets significantly under the one, 
the noise is suppressed obviously. The thermal noise is attenuated for higher band than UGF. 
Thus the AC characteristics also affect noise performance of the amplifier.  
4.1.3 Input Referred Noise 
The next parameter which affects significantly the accuracy of sigma-delta modulators, is input 
referred noise. There are three sources which can generate noise, thermal noise of capacitors, 
thermal noise and flicker noise of the amplifier, characteristics are in Fig. 4.3. The voltage is 
A
d
B
log(f)
𝑝𝑑𝑜𝑚 = 𝑅𝑂𝐶𝑇𝑂𝑇 
𝑈𝐺𝐹 =
𝑔𝑚
2𝜋 ∙ 𝐶𝑇𝑂𝑇
 
𝐴𝑂 
 [20]   
  
sampled onto the input capacitor through the resistance of switch. This generates noise given 
by Eq. 4.9 [4], where k is Boltzmann’s constant, T is absolute temperature, and C is the 
capacitance. Depending on resolution, this might require relatively large input capacitors. 
Particularly for high-resolution converters, integration of such capacitors onto chip might be 
problematic [4].  
 𝑉𝑜𝑛𝑜𝑖𝑠𝑒,𝑅𝑀𝑆 = √
𝑘𝑇
𝐶
 Eq. 4.9 
 
Fig. 4.3: Spectral noise density of the amplifier flicker and thermal noise 
The thermal noise of the first amplifier must be kept small. It is inversely proportional to the 
transconductance gm of the input MOS differential pair. The maximum transconductance gm for 
given drain current can be controlled by level of inversion [4].  
MOS transistor also has 1/f flicker noise, where low-frequency noise increasing as 10dB/dec with 
decreasing frequency [4].For required accuracy of sensing controller tens of accumulating runs 
are needed. Furthermore, a small amount of noise is accumulated during every run. After 
completing all runs, the accumulated noise is not negligible value and efficient number of bits 
decreases significantly. Many the least significant bits represent noise. Circuit of proposed 
sigma-delta modulator contains chopping scheme of feedback capacitor. Hence the most of low-
frequency band of noise, the flicker noise, is attenuated. If limiting frequency f of flicker noise is 
lower than chopping frequency, the flicker noise should be attenuated completely.  
S
log(f)f
flicker noise 1/f
thermal noise
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4.2 Design Requirements 
Before thinking about which circuit topology will be used, it is important to define parameters 
and requirements which proposed amplifier should achieve. This is one of the most difficult task 
in good analog design. Therefore, Let us summarize previous knowledge. 
First of all, the amplifier works in SC network or active RC integrator and drives only capacitive 
load. Therefore, the proposed block is designed as operational transconductance amplifier. 
OTA is basically voltage controlled current source, in ideal case its output impedance equals 
infinity. Thus, it can drive only capacitive load and gain significantly decreases with resistive load. 
Another important requirement is a power consumption. The whole sensing controller is part 
of portable device so must achieve very low-power consumption. A quiescent current is given 
by bias currents of transistors in the circuit. But the finite bias current causes slew-rate limitation 
and it is not able to charge a total capacitive load in specific case. Class AB configuration can 
achieve high speed and keeps very low quiescent current. 
For minimization the settling error a high slew-rate, a safe phase margin, and sufficient unity 
gain bandwidth must be reached. The large current drives capacitive load due to AB 
configuration. However, very fast increase of the current itself is not enough. To minimize 
oscillations, the circuit has to quit the AB mode very fast as well. Because CTOT might be changed, 
the OTA transconductance gm and the criteria for UGF must be implemented for all CTOT 
variations as well. CTOT variations can be provided by connecting different value capacity of CDAC 
or CF. Also, the needless large value of transconductance gm cannot reduce the thermal noise. 
Because the tranconductance gm has relatively limits which are given by required AC 
characteristic. The high DC gain AO also helps to reach required settling, because basic topology 
of OTA without any gain-enhanced sub-circuit cannot achieve it. The DC gain AO must be 
increased by very high output resistance. 
The proposed design of sensing controller does not implement differential processing of the 
charge. Thus amplifier has to have a non-differential output. Mentioned parameters and some 
other ones are summarized in Tab. 4.1.  
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Tab. 4.1: Summarized requirements of proposed OTA 
 
 
 
 
 
 
Parameter Criterion Value 
VDD Technology 2.7 – 3.3 V 
IQ Power consumption 100 µA 
CTOT CL+ (CDAC . CF) /(CDAC + CF) CL+ (0.5 ÷ 6.7) pF 
UGB UGF ≥ 5∙fS 18 MHz 
SR IO / CTOT Max. 
gm CTOT . UGF ≤ 1.5 mS 
ro Circuit topology 100 GΩ 
AO gm . ro ≥ 120 dB 
4.3 Biasing Circuit 
The main topic of this this thesis is not to design an independent current source, which can 
provide biasing for an input stage, as well as output stage. There are used an ideal current source 
and elementary analog blocks to achieve right operational point of each transistors. 
4.3.1 Current Mirror 
The basic common circuit in analog integrated-circuits is called a current mirror. Its 
implementation has significant consequence because a current reference is also implemented 
on chip. It is a source of constant DC current which does not affect any temperature or power-
supply voltage changes in ideal case. The current mirrors distribute the current replicas of 
reference. Thus by this technique another parts of circuit can be easily biased. The circuit of 
current mirror is illustrated in Fig. 4.4. 
 
Fig. 4.4: Basic topology of the NMOS current mirror [1] 
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The principle explanation ca be described as follows. Drain and gate of M1 are connected. 
Assuming that transistors M1 and M2 have the same channel dimension, the voltage condition 
can be written as VDS1 = VGS1 = VGS2 = VDS2. According to the term of saturation operating region 
(Eq. 3.2) the transistor M1 operates in saturation region, as well as M2. The drain currents of both 
transistors represented by IREF and IO are equal. If voltage conditions are substituted into Eq. 3.2. 
a term [1] for current ratio can be obtained [1] as 
 𝐼𝑂
𝐼𝑅𝐸𝐹
=
𝑊2 𝐿2⁄
𝑊1 𝐿1⁄
∙
1 + 𝜆(𝑉𝑂 − 𝑉𝐷𝑆1,𝑠𝑎𝑡)
1 + 𝜆(𝑉𝐷𝑆1 − 𝑉𝐷𝑆1,𝑠𝑎𝑡)
≅
𝑊2 𝐿2⁄
𝑊1 𝐿1⁄
, Eq. 4.10 
where the final term neglects channel-length modulation parameter (λ = 0). 
In practical design size of length-channel of both transistors are usually the same and thus 
length-channel ration is neglected. The currents ratio depends only on width-channel ration of 
devices. Of course the origin current IREF does not equal to its replica IO due to neglecting of 
variations in layout or technology process. The differences can reach up to 20 %. There are many 
layout techniques to suppress currents mismatch. Hence a simple layout technique is discussed 
in chapter of design.  
4.3.2 Biasing Circuit 
In this thesis simple bias block is implemented (Fig. 4.5), which provides bias voltages VBIASN for 
NMOS current mirrors and VBIASP for PMOS ones as well. Biasing voltages set operating points of 
input stage and output regulated cascodes. Thus, currents flow through M3 and M5 must be 
selected bearing in mind requirements for biased circuits as well as for power dissipation. The 
current replicas can be achieved by size-channel ratio. Current IREF is generated by reference. 
 
Fig. 4.5: Employed biasing circuit 
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4.4 Input Stage 
One of the key block of every operational transconductance amplifier is differential amplifier. It 
significantly affects several parameters of the whole amplifier such as gain, slew rate, noise 
performance, or offset etc. Many variations of circuit topology of input stage can be employed 
for this task in dependence on its features. Illustrated circuits also have a complementary 
variation with PMOS transistors. Let us discuss the configuration possibilities. 
4.4.1 Differential Amplifier 
The most widely implemented basic circuit for differential amplifier is source-coupled pair, 
which is shown in Fig. 4.6. Transistor M1 and M2 also can be called a differential pair, diff-pair as 
shortcut. A biasing circuit must be comprised for principle description. Employing the current 
mirror is not necessary to implicate in explanation but it affects significantly behavior of another 
configurations of differential amplifier. However, the ideal current source is shown instead of 
ideal current source to keep the same condition. 
 
Fig. 4.6: Topology of the NMOS diff-pair [1] 
Input voltage vI of transistor M1 and M2 include AC and DC components, difference between 
them can be written as [1] 
 𝑣𝐷𝐼 = 𝑣𝐼1 − 𝑣𝐼2 = 𝑉𝐺𝑆1 + 𝑣𝑔𝑠1 − 𝑉𝐺𝑆2 − 𝑣𝑔𝑠2. Eq. 4.11 
If the gate voltages of transistors M1 and M2 are equal then a half of bias current (ISS/2) flows 
through each transistor. When one of gate potentials becomes more positive, drain current iD of 
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this transistor increases. However, biasing condition must be still valid, where drain currents 
consist of AC and DC components as well. 
 𝐼𝑆𝑆 = 𝑖𝐷1 + 𝑖𝐷2 Eq. 4.12 
It is obvious that the basic configuration of diff-pair has slew-rate limitations. The maximum 
output current is provided by finite value of bias current ISS (Eq. 4.12) [1]. Of course, increasing 
bias current can be reached higher slew-rate, but quiescent consumption increases 
proportionately. It is illusory to design the basic configuration of diff-pair working in SC network 
and keep power consumption as low as possible. 
 𝑆𝑅 =
𝐼𝑆𝑆
𝐶𝑇𝑂𝑇
 Eq. 4.13 
To achieve minimum power consumption and maximize slew-rate limitations on the other side, 
differential amplifier in the class AB configuration can be employed. Then, slew-rate 
performance depends on the peak-current. 
4.4.2 Class AB Differential Pair 
There are many configuration possibilities how to reach peak-current and thus eliminate the 
slew-rate limitations. In fact, maximum current which drives a capacitive load does not equal 
infinity. But the value of peak-current raises up to the value 10 – 30 times higher than bias 
current ISS, which is significant increase. In the thesis two types of class AB differential amplifier 
are studied. 
The first one is Source cross-coupled pair [1] [8]. This circuit can operate in the class AB mode 
with significant output current. For right set DC operating point bias current ISS must flow in all 
transistor in the circuit. To achieve this condition, devices channel sizes of devices must be same 
and both inputs to the pair are connected to the same voltage within the pair’s common-mode 
input range [1]. All channel size of NMOS (exclusive biasing current mirrors M5 – M7) are the 
same as well as all PMOS channel sizes. Simplified schematic in  Fig. 4.7b shows that transistors 
M11, M21, M31, M41 work as biasing batteries, whose gate-source voltages are mirrored by M1- 
M4 to keep DC operating point. If voltage vI1 increases the transistor M1 turns on, as well as M3, 
because its gate potential of M3 is constant. Thus, the drain current iD1 increases continually 
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when the potential of gate vI1 increases. Meanwhile, the gate-source voltage of M4 also becomes 
more positive, therefore, transistor M4 shuts off as well as M2. 
 
 Fig. 4.7: Topology of a) cross-coupled diff. amplifier with NMOS input devices, b) simplify [1] 
The second solution can be called Differential pair with adaptive biasing. More details about it 
are explained in the next chapter. One of the reasons why adaptive biasing configuration is 
employed in this case is shown in Fig. 4.8. The figure illustrates differences in a transfer 
characteristics among basic diff-pair, cross-coupled pair and diff-pair with adaptive biasing. All 
circuits are biased by the same value of current ISS. As it is described in the previous chapter for 
basic diff-pair in term Eq. 4.12 , if one of the gates of M1 or M2 becomes much more positive, 
the maximum drain current iD saturates at value of bias current ISS. Both class AB configurations 
work properly. No saturations of the drain currents even if the gate potentials increase 
significantly. Unlike cross-coupled, solution with adaptive biasing pair has steeper slope of drain 
current for small input voltage difference. Therefore, small difference in input voltage can 
provide significant current amplitude. 
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Fig. 4.8: The comparison basic diff-pair and class AB diff-pairs 
4.4.3 Differential Pair with Adaptive Biasing 
This configuration [1] [10] is derived from basic source-coupled pair. It achieves high output 
current capability along with reduced power dissipation. This cannot be strictly used only as AB 
configuration, its behavior also provides linear the transfer characteristic of diff-pair. Fig. 4.9 
shows basic idea of adaptive biasing solution which includes basic source-coupled pair and ideal 
current sources. If input voltages vI1 and vI2 are equal, current sources ISS1 and ISS2 do not supply 
any bias current into circuit. Therefore the diff-pair is biased only ISS.  If input voltage vI1 increases 
more than vI2, the current source ISS1 becomes non-zero and also biases the diff-pair. The same 
condition is valid for increasing input voltage vI2, of course the second current source ISS2 
becomes non-zero. The maximum output current of the basic diff-pair is equal to value of bias 
current ISS. However, now the output current is limited to either ISS + ISS1 or ISS + ISS2. 
 
Fig. 4.9: Principle of diff-pair with adaptive biasing [1] 
Adaptive biasing pair
cross-coupled pair
basic diff-pair
VCM
ISS
iD iD1iD1
iD1
iD2iD2
iD2
vGS
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Fig. 4.10 illustrates how to implement the current source ISS2. The current source ISS1 can be 
implemented with a similar assumption. There is used current subtraction circuit consisting of 
M1 and M2 to force equal currents which flow through each tails of differential pair. Note, that 
transistors M1 – M3 have a same channel width-to-length ratio. There are basically three 
operating modes depending on current conditions in diff-pair. If I1 equals to I2 or I2 is smaller 
than I1 a zero current flows through the transistor M3. But if I2 is larger than I1 the, difference 
between them (I2 – I1) flows in M3. Transistors M3 and M4 work as current mirror where M4 is 
realized B times wider than M3, thus current B· (I2 – I1) flows in M4. 
 
Fig. 4.10: Current source used in adaptive biasing [1] 
The final implementation of whole diff-pair with adaptive biasing is shown in Fig. 4.11. This 
improved source-coupled pair includes nineteen transistors M1 - M19. Transistors M1 and M2 
create well known basic diff-pair. PMOS transistor M3 and M4 provide mirroring differential 
current I1 and I2 into a rest of circuit. Let us focus only on left side of schematic because the right 
side works analogously. The sub-circuit of M1, M3 and M5 – M7 add positive feedback loop. 
Assuming M2 is shut off, the maximum output current flowing through the M1 is bias current ISS. 
This current is mirrored in M5 and M6 and current flows through the M7 (ISS2 source) are 
transform to simple term B·ISS. Transistor M1 is continuously biased by ISS, therefore the bias 
current which flows in M1 is ISS + B·ISS. Because the positive feedback is implemented, the total 
bias current increases as [1] 
 𝐼𝑇𝑂𝑇 = 𝐼𝑆𝑆 ∙ (1 + 𝐵 + 𝐵
2 + 𝐵3 + ⋯ ). Eq. 4.14 
If B < 1, this geometric series can be written as 
 𝐼𝑇𝑂𝑇 =
𝐼𝑇𝑂𝑇
1 − 𝐵
. Eq. 4.15 
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Depending on B coefficient the adaptive biasing differential amplifier can achieve different value 
of output current. If B = 0, the transistor M7 does not exist as well as positive feedback loop, the 
maximum available bias current is only ISS. For B = ½, according to Eq. 4.15 [1], the total bias 
current is 2·ISS. To eliminate slew-rate limitation, the value of B can be unity. Due to physical 
limits total output current could not reach infinite. However, the bias current exceeds many 
times the bias current in quiescent mode and this occasion is employed in the thesis. 
 
Fig. 4.11: Topology of diff-pair with adaptive biasing [1] 
4.5 Output Stage 
The output structure affects many significant parameters of operational transconductance 
amplifier. The output stage of any type of amplifier adjusts its output impedance ROUT. OTA 
basically works as voltage controlled current source and, thus, its output impedance must 
achieve infinity in ideal case.  
4.5.1 Current Mirror 
The best way how to get the differential current to output node is utilizing the current mirror 
M20 – M23 (Fig. 4.12). PMOS devices are extended by two transistors M20 and M23, which form a 
half of output stage. The transistor M23 is K times wider than M4 and loads to the output node K 
times larger than iD2 current. The second half of output stage is provided by NMOS devices M21 
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and M22 which is K times wider than M21 as well. The output current which flows through the 
M22 is K times larger than iD1 is. 
The constant K increases the output current as well as a DC gain of OTA (Eq. 4.16) [15]. Otherwise 
it supports AB configuration to maximize the output current but also increases rapidly power 
consumption in quiescent mode. Thus, it is strongly recommended the constant K to be equal 
to five at maximum. According to Eq. 4.18 [14] a non-dominant pole pnon-dom is formed by gate-
source capacitance of PMOS current mirrors. It is obvious that higher K constant adds more 
PMOS transistor in parallel and thus gate-source capacitance increases. 
 𝐴𝑂 = 𝐾 ∙ 𝑔𝑚1 ∙ 𝑅𝑂 Eq. 4.16 
 where gm1 is transconductance of input transistors M1/M2 and RO can be written as, 
 𝑅𝑂 = 𝑟𝑜22 ∥ 𝑟𝑜23 Eq. 4.17 
 𝑝𝑛𝑜𝑛−𝑑𝑜𝑚 =
𝑔𝑚4
(3 + 𝐾) ∙ 𝐶𝐺𝑆4
 Eq. 4.18 
Output resistance of transistor ro can approximately reach values in units of MΩ, thus, a total 
output resistance of OTA limits at hundreds kΩ. If this basic configuration is employed maximal 
DC gain AO of about 55 dB can be reached, which is not enough for this design task. Other circuit 
configuration has to be implemented to increase the total output resistance of OTA. Because 
the tranconductance gm1 has relatively limits for given bias current as well as technology process. 
The DC gain AO must be increased by very high output resistance. 
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Fig. 4.12: Topology of input stage with output current mirrors [10] 
4.5.2 Regulated Cascode 
For more gain-enhancement special cascade structure is implemented [11] and [12], which is 
called regulated cascode. This improving circuit of current mirror features much higher output 
resistance than other cascode current mirrors and equals output voltage range of them. A basic 
principle of regulated cascode is shown on Fig. 4.13. In first view an amplifier A is neglected and 
a non-regulated cascode can be described as follows. The transistor M1 converts the input 
voltage vIN into drain current iD which flows through the transistor M2 to the output node. To 
achieve a high output resistance ro, it is necessary to suppress the channel-length modulation 
parameter of M1 as form an Eq. 3.7. It means that drain-source voltage VDS of M1 must be kept 
stable. Therefore, in the regulated cascode the voltage amplifier A is used. It regulates VDS to be 
equal to the bias voltage VB. Thus, the drain-source voltage VDS of M1 is stable and the output 
resistance ro increases. 
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Fig. 4.13: Principle of Regulated Cascode – Amplifier [12] 
Fig. 4.14 illustrates the implementation possibility of regulated cascode. The feedback loop and 
amplifier is implemented by transistor M3. In this case the M2 works as follower. Note that the 
feedback mechanism upon which the stabilization is based works even if M2 is driven into the 
triode operating region, which extends the usable range for the output voltage [11]. 
 
Fig. 4.14: Regulated cascode with NMOS devices [11] 
The biasing conditions for circuit are following. It is required that transistor M1 operates in 
saturation region, its vDS1 must exceed VGS1 – VTH. It must be achieved even if the input voltage vI 
changes. Thus, the maximum value vI must be inserted for VGS1. The next operating condition for 
transistors is setting them in strong inversion. This is required to keep a channel size as small as 
possible for high-frequency circuits. 
Assuming that channel sizes of transistor M1 and M2 are different. Output voltage decreases 
from high values until vG2 equals to vO. When output voltage vO drops under this limit, the M2 
enters into the triode operating region. The feedback amplifier M3 provides higher gate voltage 
vG2 for M2 to keep the saturation current through M1 and M2. If output voltage vO decreases even 
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more and M2 cannot force the saturation current, the transistor M1 also enters into the triode 
operating region. M3 keeps saturation in operating region during all phases [11]. The minimum 
output voltage vO,min , where the M2 leaves the saturation region can be obtained as [11], 
 𝑣𝑂,𝑚𝑖𝑛 = 𝑉𝐺𝑆1 − 𝑉𝑇𝐻 + 𝑉𝐺𝑆2 − 𝑉𝑇𝐻 . Eq. 4.19 
AC parameter a like output resistance can be obtained in Eq. 4.20 [11]. It is obvious that output 
resistance of the regulated cascode exceeds the basic cascode by gain factor A, which is gm3(ro3 
+ roi). The gain factor A equals approximately to one hundred.  
 𝑟𝑜 = 𝑔𝑚2𝑟𝑜1𝑟𝑜2 ∙ 𝑔𝑚3(𝑟𝑜3 + 𝑟𝑜𝑖) = 𝑔𝑚2𝑟𝑜1𝑟𝑜2 ∙ 𝐴  Eq. 4.20 
A complementary circuit must be implemented for a second half of output stage where PMOS 
devices are used. Therefore, the output resistance of OTA equals to the parallel combination of 
ro NMOS and PMOS cascode. This type of OTA’s gain-boosting increases little bit more quiescent 
power consumption because another biasing is necessary. However, DC gain AO of OTA exceeds 
a limit of 120 dB.  
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5 Design 
The final solutions for OTA design is shown and discussed in this chapter. Several topologies 
were explored for the thesis. This chapter also summarizes all knowledge which previous 
chapters were focused on. For design of initial channel-dimension the EKV transistor model, 
more precisely its inversion coefficient IC, is used. Final channel-dimensions trade off theoretical 
inversion regime and parameters of transistors depend on requirements of proposed OTA. Final 
dimensions of all transistors of each sub-circuits are summarized at the end of every sub-
chapter. 
Note that the transistor is four-terminal device, as chapter 3.1 describes. The bulk terminals are 
not illustrated in each schematics due to well-arranged aspect. If the schematic does not show 
the bulk connection, it is provided as follows. The bulk of PMOS device is connected to the 
highest potential in the circuit, it means power-supply voltage (aka VDD). The bulk of NMOS 
device is connected to the lowest potential, the GND reference. 
5.1 Biasing Circuit 
The design process based on the inversion coefficient IC and its usage in EKV transistor model, 
which have been introduced in the previous chapter, will be discussed here. The current mirror 
should operate in strong inversion (IC = 10) because it reaches minimum current mismatch. 
However, saturation voltage VDS,sat increases with higher inversion coefficient. This causes 
decrease of the output voltage swing. 
 
Fig. 5.1: Final topology of biasing circuit 
Biasing circuit consists of two current mirrors as Fig. 5.1 shows. The design process is strictly 
focused on minimization of the current mismatch. The current mirroring cannot achieve unity 
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with basic topology. Two techniques are implemented for generating more accurate currents. 
The first one is the sizing of transistor, where large area of transistors can suppress the current 
mismatch. The second one is the layout technique, where one big transistor is separated into 
two small ones. The splitting parallel devices have the equal the channel-lengths as the big one 
but the channel-widths of each one are half.  
A technique is called interdigitated layout, where changes in doping at different place on the die 
are spread between transistors more evenly [1]. The splitting devices are arranged along a 
common-center. Fig. 5.2 illustrates layout of basic current mirror (Fig. 4.4) where each device is 
separated in four parallel devices. The common-centroid layout techniques can avoid current 
mismatch affected by different temperature on die as well.  
In Tab. 5.1, where final dimensions of transistors are shown, the parameter W means a total 
channel-width of transistor. Therefore, the in design process the channel-width is divided by 
multiply factor. Value of this factor is chosen within the design proves as well. Thus initial 
dimensions of channel-width are chosen about ten times bigger than allowed minimum size. 
Even more than ten does not dramatically minimize current mismatch, therefore, channel-
widths are set 5 µm for NMOS and 4 µm for PMOS. If the inversion coefficient IC = 6 is set, both 
types of current mirrors can reach approximately VDS,sat ≈ 130 mV. An equation for calculation of 
the channel-width Eq. 5.1 is derived from Eq. 3.13. The gate-source voltage VGS3 of M3 provides 
the bias voltage VBIASN for all NMOS current mirrors. The voltage VGS5 provides the bias voltage 
VBIASP for PMOS current mirror. References of current flow through the transistors M3 is IREFN = 
7.14 µA and through the M5 is IREFP = 7.15 µA. 
 𝑊 =
𝐼𝐷𝐿
𝐼𝑂𝐼𝐶
 Eq. 5.1 
 
Fig. 5.2: Common-centroid layout of simple current mirror [1] 
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Tab. 5.1: Final transistor dimensions of the biasing circuit 
 
Device IC ID [µA] L [µm] W [µm] Comment 
M1 6 2 5 19.6 2 devices in parallel 
M2 6 7 5 68.6 7 devices in parallel 
M3,4 6 7 5 17 2 devices in parallel both 
M5 6 7 4 54.9 2 devices in parallel 
5.2 Input Stage 
Initial condition for design corresponds to quiescent current. It means all channel-dimensions 
are designed with respect to 7 µA and its multiples. This value of biasing current is chosen with 
respect to low power consumption in quiescent mode. The input stage affects significantly 
almost all OTA parameters. During the design process a conflict runs continuously among 
required parameters in Tab. 4.1. If anyone is tuned precisely the other one becomes 
unemployable. A balance must be found for the final solution. It has to be suitable for a 
particular task and purpose of the whole system behavioral. 
 Let us separate the circuit of input stage (Fig. 5.3) into three sub-circuits, the biasing sub-circuit, 
the differential pair, and the adaptive biasing sub-circuit. 
 
Fig. 5.3: Final topology of input stage 
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The biasing sub-circuit consists of one transistor M21 which provides a bias current to diff-pair. 
The bias voltage VBIASN is controlled in biasing circuit, thus, the transistor dimension M21 is twice 
wider than NMOS transistor in biasing circuit. It obtains a double current gain. Therefore, biasing 
sub-circuit provides ISS = 14 µA, 7 µA in each tail of diff-pair. Instead ideal 14 µA, the current flow 
through the M17 is ISS = 14.07 µA. The mismatch error reaches to 0.5 %. 
NMOS devices are implemented in the differential pair. The technology current IO of NMOS 
device is four times higher than that of PMOS one. This causes four times smaller channel-width 
and reduces an input capacity as much as possible. To maximize transconductance parameter 
gm for given biasing current and minimize input offset voltage, input transistors M1 and M2 
should be weakly inverted (IC = 0.1). According to Eq. 3.11, higher gm reduces the input-referred 
noise PSD as well. Weak inversion means a wider channel. This increases gate-oxide capacitance. 
A negative feature is a low transit frequency, thus low speed. 
If the inversion coefficient is set lower than 0.1, a technology limit occurs for given drain current. 
Therefore, wider input transistors do not cause of increasing transconductance gm of diff-pair. 
However, little bit higher inversion coefficient (IC < 1) does not affect significantly the 
transconductance parameter gm, it decreases about ten percent.  The diff-pair transistors work 
in lightly moderate inversion and the gate-oxide capacitance decreases as well. Thus, the non-
dominant pole is modulated into higher frequency. Stability can be improved by that. The unity-
gain frequency of the whole OTA also depends highly on transconductance gm1,2 as shown Eq. 
5.2 [8], where CTOT is strictly given and multiplying coefficient K can be changed in output stage. 
The requirement UGF should achieve around 18 MHz which is not small value. Thus, the diff-pair 
transistors work in lightly moderate inversion as shown in Tab. 5.2. 
 𝑈𝐺𝐹 =
𝑔𝑚 𝑂𝑇𝐴
2𝜋 ∙ 𝐶𝑇𝑂𝑇
=
𝑔𝑚1,2𝐾
2𝜋 ∙ 𝐶𝑇𝑂𝑇
 Eq. 5.2 
The adaptive biasing sub-circuit is implemented by PMOS current mirrors and NMOS current 
mirrors. The most critical OTA parameters which are affected by PMOS current mirrors are 
systematic offset and non-dominant pole. These parameters demand trade-off. To minimalize 
the systematic offset it is required a large transistor area of PMOS devices M3,5,7  as well as M4,6,8. 
Into nodes (drain M1 or M2) where the PMOS current mirrors are connected are also formed the 
non-dominant pole by gate-oxide capacity (Eq. 4.18). There are summarized six parallel gate-
oxide capacity in the sub-circuit (including multiplying coefficient K of output stage). Thus, the 
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design priority is to focus on forming of the non-dominant pole at the expense of systematic 
offset. As previous chapter describes, the frequency of the non-dominant pole must be at least 
three times higher than unity-gain frequency for achieving stability without any overshoot. 
Therefore, the channel-lengths of PMOS current mirrors are designed twice larger than 
technology process allows. Because setting minimum size could bring significant mismatch error 
due limits of the technology process. Both types of current mirrors (PMOS and NMOS) work in 
strong inversion (IC = 10).  
Channel sizing of transistors M15, M16 is very important. The adaptive bias current ISS1, 
respectively the current ISS2 are generated there. As it is described in the previous chapter. If the 
B coefficient is set to unity, it suppresses the slew-rate limitation. So, the transistor M15 is 
matched with M13. The transistor dimension of M16 must be same as M14 as well.  
Tab. 5.2: Final transistor dimensions of the input stage 
 
Device IC ID [µA] L [µm] W [µm] Comment 
M1,2 1 14 1 40 High transconductance 
M3,5,7 15 14 0.78 8.5 Non-dom. Pole, reducing CGS 
M4,6,8 15 14 0.78 8.5 Non-dom. Pole, reducing CGS 
M9,11,13,15 10.1 14 1.5 6 Reducing CGS. , non-dom. pole 
M10,12,14,16 10.1 14 1.5 6 Reducing CGS , non-dom. pole 
M21 6 14 5 34 Depends on biasing current 
5.3 Output Stage 
The output stage is designed with respect to connected load. It has capability which transforms 
the differential current into output node, as well as provides high output resistance RO. The DC 
gain AO is calculated by Eq. 4.18 where output resistance RO has significant consequence. 
The output stage combines two sub-circuits, the output current mirror and regulated cascode. 
These sub-circuits are highlighted in Fig. 5.4. This schematic also illustrates topology of the 
proposed OTA. Schematics from Cadence showing dimensions of devices and annotations of DC 
operation points can be found in Appendixes 8A.1, 8A.2 respectively.  
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Fig. 5.4: Final topology of output stage 
The first output sub-circuit is current mirror. The PMOS transistor M18, which is connected 
directly to M2 drain node, drives an output load by current K times larger than differential 
current iD2. The multiply coefficient K is chosen three. Thus current of 21 µA flows through the 
output stage in quiescent mode. Multiplying coefficient is three. This is enough for increasing 
the differential current along with the total power consumption is kept about 90 µA. In the 
second half of the output stage, the differential current iD1 is mirrored by complementary current 
mirrors M3-M17 and M19-M20. The transistor M20 provides the output current and it is three times 
wider than M19 as well. One big transistor is not design due to maximize dimension accuracy 
during technology but three devices in parallel are designed. In Eq. 5.3 [16] it can be shown the 
neglecting dimension mismatch, where e is technology accuracy and W = L. 
 3 =
3 ∙ (𝑊 + 𝑒)
𝐿 + 𝑒
≠
(3𝑊 + 𝑒)
𝐿 + 𝑒
 Eq. 5.3 
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DC gain AO of diff-pair with adaptive biasing and with basic current mirror achieves only 55 dB. 
Therefore, it must be enhanced at least 65 dB to reach the required DC gain 120 dB. The 
regulated cascode can provide additional gain 65 dB because it increases dramatically the 
output resistance RO. The first necessary devices in the regulated cascode are M26 and M27 as 
current sources for biasing of local amplifiers. The bias current is selected to 7 µA, thus, the sizing 
of M26 and M27 depends on biasing of circuit block. So, the design rules are the same as when 
the unity current gain should be obtained. The inversion coefficient for pairs M22, M23 and M24, 
M25 is selected IC = 4. It respects minimization of the saturation voltage VDS,sat of each transistors. 
VDS,sat can be achieved approximately VDS,sat ≈ 100 mV. The output voltage swing rises as well. 
The range is VSS + 720 and VDD - 750. In tails, where M22 and M24 work as a feedback loop and 
amplifier, the maximal currents of 7 µA flow. Thus, dimensions of transistor are smaller than for 
M23 and M25. This is caused by drain currents in M23 and M25 which are equal to 21 µA in 
quiescent mode and even more during AB mode. Note that OTA gain is enhanced by extreme 
output resistance, thus, the noise performance is formed by ac characteristic. 
Tab. 5.3: Final transistor dimensions of the output stage 
 
Device IC ID [µA] L [µm] W [µm] Comment 
M17 15.1 14 0.78 8.5 Reducing CGS  
M18 15.1 42 0.78 8.5 3 devices in parallel 
M19 10.1 14 1.5 6 Reducing CGS 
M20 10.1 42 1.5 6 3 devices in parallel 
M22 4 7 0.5 10.3 Low VDS,sat 
M23 4 21 0.5 31 3 devices in parallel 
M24 4 7 0.5 2.5 Low VDS,sat 
M25 4 21 0.5 7.5 3 devices in parallel 
M26 6 7 5 17 Depends on biasing current 
M27 6 7 4 54.3 Depends on biasing current 
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6 Simulations  
This is the most important chapter where final results are presented. For each behavior analysis 
there are illustrated schematic of testbench circuit, as well as plotted characteristic or graph. 
There are also discussed achieved parameters of proposed OTA. At the end of chapter in Tab. 
6.2 all simulated parameters of OTA are summarized. The common simulation setup does not 
change for all simulations. Technology process, voltage, and temperature vary only in corner 
simulations. The nominal voltage conditions for simulations are supply voltage VDD = 3.3 V, 
common mode voltage VCM = 1.65 V, reference level VSS = 0 V. The next simulation setup is 
temperature T = 27 °C and typical technology processes for NMOS and PMOS devices. 
6.1 AC Behavioral 
 The proposed OTA works in SC network, where CTOT can vary in range 1 – 7 pF. The CTOT depends 
on connected capacitor CDAC and CF. During the feasibility study optimal ratios between CDAC and 
CF have been analyzed. There are 4/8 and 4/40, the CTOT is calculated approximately according 
to Eq. 4.4 as 3 pF, 4 pF respectively. Thus this values are used in simulation as capacitive load. 
 An open loop AC analysis is simulated with AC killer (Fig. 6.1). This method uses a parallel 
combination of a capacitor and a coil in feedback loop with significant unreal value C =1 TF and            
L = 1 TH. However, at first of all, a positive input must be connected to VCM. Before ac simulation, 
the DC operation point must be set. It means that the output of OTA loads a negative input via 
feedback loop to achieve the same voltage as VCM is. The voltage difference cannot be reached 
accurately zero because the systematic offset is 56 µV. That parameter is simulated during the 
design process. The coil impedance is zero for DC signal component, thus, the DC operation point 
can be set via feedback loop. The capacitor works as decupling against ground. Open loop for 
AC signal component is provided by very high coil impedance and the feedback loop is 
disconnected. The AC source loads the negative input through negligibly low capacitor 
impedance. The complete testbench simulation can be found in appendix 8A.3.  
 
Fig. 6.1: Open loop testbench for AC analysis 
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AC characteristic shows phase margin, gain margin, and shape for stability study of OTA. The 
best value of phase margin is 63 degrees, which provides fast and smooth settling of the output 
voltage without any oscillations. One of the key task during the OTA design, which takes many 
simulation runs, is to achieve increase of the non-dominant pole. This implies reduction of sizes 
of transistors in adaptive biasing mirrors to achieve minimal gate-source capacitance. 
 
Fig. 6.2: Open loop AC characteristic for CTOT = 4 pF 
Tab. 6.1 summarizes AC parameters for nominal conditions as well as the worst and the best 
case. The nominal values are simulated as it was already described. The worst and the best case 
are detected by corner simulations. The minimum number of corner simulations is 45, where 
power supply voltage is changed in steps 2.7 V, 3.3 V, 3.6 V the temperature is varied in steps      
-40° C, 27° C, 125° C and technology process corners implement TT, FF, FS, SF, SS combination. 
These shortcuts represent how the devices are doped. There exist three corners: T – typical, F – 
fast and S – slow. The first char of shortcuts describes donating of NMOS device and the second 
one describes donating of PMOS device. The control script code, AC characteristics, and results 
lists including parameters for all corners can be found in Appendixes 8A.4, 8A.5, 8A.6 and 8A.7.   
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Tab. 6.1: AC parameters 
 
CTOT 3pF 4pF 
 Worst/min nominal Best/max Worst/min nominal Best/max 
DC gain [dB] 128.5 134.7 138.4 128.5 134.7 138.3 
Gain bandwidth [MHz] 15.6 18.9 21.9 11.9 14.4 16.7 
Phase margin [deg] 63.9 65.2 67.1 70.1 71.1 72.6 
Gain margin [dB] 17.6 18 18.6 20 20.5 21.1 
The nominal AC parameter can be discussed as follows. The DC gain exceeds significantly the 
required one, this is caused by regulated cascode. The unity gain frequency depends on 
capacitive load of course. The required UGF = 18 MHz can be reached with CTOT = 3 pF (capacitor’s 
combination 4/8 pF) - for higher capacitive loads the parameter UGF decreases. According to Eq. 
4.6 the UGF should be at least 15 MHz. The phase margin does not alternate significantly, the 
maximal dispersion is 2 degrees. For combination of capacitor 4/40 pF the phase margin equals 
approximately 71 degrees. To achieve a high value of the phase margin and thus good stability 
it is necessary to precisely design current mirrors in the adaptive biasing sub-circuit. 
Another parameter in frequency domain is called common mode rejection ratio. This parameter 
describes how the OTA suppresses the common mode voltage. If the same signal is connected 
on both input, amplifier should not reacted in ideal case. However, the Fig. 6.3 illustrates 
testbench for simulation of the common mode gain ACM. DC component VCM sets the DC 
operation point and AC component influences both inputs. The CMRR can be calculated as [1]  
where AD is differential gain simulated in previous test, ACM common mode gain. 
 
Fig. 6.3: Testbench for common mode gain ACM 
 𝐶𝑀𝑀𝑅 = 20𝑙𝑜𝑔
𝐴𝐷
𝐴𝐶𝑀
, Eq. 6.1 
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The result of common mode rejection ratio is plotted in the Fig. 6.4. The very high differential 
gain, simulated in previous test, causes the high CMRR - approximately 148 dB at DC level.  
 
Fig. 6.4: Common mode rejection ratio characteristic 
6.2 Dynamic Behavioral 
The transient analyses describes how the proposed OTA behaves in time domain. During 
previous simulation of AC characteristic the DC operation point is calculated for quiescent mode. 
Small biasing current 7 µA flows through both transistors in differential pair. Thus, this case does 
not respect the condition in AB class mode, when the biasing current significantly raises. The gm 
of OTA increases as well as UGF parameter does. The phase margin decreases and the output 
voltage could oscillate. The best way how to find out if OTA is stable or not is launching several 
transient simulation runs. As it can be seen in Tab. 6.1, the phase margins tested by corner 
simulations alternate maximally 2 degree from nominal value. Therefore, all transient analyses 
are simulation with nominal conditions. 
The first parameter describing behavior in time domain is called slew-rate. It should be as high 
as possible. It implies for this design task, at the end of every 166 ns time slot the output of OTA 
must achieve the final voltage value safely. The testbench schematic is in Fig. 6.5, where 
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amplifier is connected as unity gain amplifier. This case is critical state for studying oscillations 
and settling the output voltage response. The input voltage changes by 1 V positive step and 1 
V negative step. The duration of each step equals 166 ns. As capacitive load the worst case is 
chosen, CTOT = 4 pF. It can be observed that the proposed OTA operates in class AB mode by this 
testbench circuit. 
 
Fig. 6.5: Testbenches for dynamic analysis of slew-rate 
Results of slew-rate simulation are plotted in Fig. 6.6a. Let us firstly discuss the response of one 
voltage step. Raising and falling time is not equal. The falling time is higher, this is caused by 
different problems. The first one is that the signal for negative step has to pass two current 
mirrors instead one for positive step. More parasitic capacities occur there. The second one is 
that there are implemented the NMOS differential pair and the NMOS biasing current source. 
For decreasing common mode input, the transconductance gm reduces as well. Thus, differential 
current in diff-pair decreases and slew-rate is slower for falling edges (Fig. 6.6a). This also relates 
to common mode input range. If input voltage is very low, this low level cannot keep NMOS diff-
pair and NMOS biasing current source in saturation [17]. The slew-rate can be quantified as 
follows. The proposed OTA achieves 63 V/µs for positive step and 51 V/µs for negative step. 
As it can be seen in Fig. 6.6a and in detail (Fig. 6.6b), an overshoot on the output voltage occurs. 
This is provided by class AB mode when output current raises and gm of OTA increase as well. 
Obviously, the phase margin does not reach the value 71 degrees during the class AB mode. 
However, with decreasing differential voltage, the output current and transconductance gm 
approach quiescent mode and OTA behaves as AC characteristic illustrates. This feature provides 
smooth settling, and at the end of the step, the output voltage is settled with difference given 
by systematic offset 56 µV. Also, the high gain causes required settling because basic topology 
of OTA without any gain-enhanced sub-circuit cannot reach it. The bottom plot of Fig. 6.6a shows 
when class AB mode works. Instead of maximal 14 µA, the adaptive biasing sub-circuit provides 
more than ten times higher value of the differential current during input edges. There are very 
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fast raise and fall of current thanks to precisely designed current mirrors in adaptive bias sub-
circuit. It also can be seen that total output current reaches three times higher value than 
differential current. This is done by multiplying coefficient K of output current mirrors.  
 
Fig. 6.6: Transient  analysis a) slew-rate and output current, b) settling detail 
The previous testbench is typical for quantification of slew-rate parameter of amplifier in general 
term, but the proposed OTA does never work with unity gain in sigma-delta modulator. The 
designed OTA works in switching capacitors network. This testbench is illustrated in Fig. 6.7, 
where duration of a step is also set 166 ns. The capacitor CF alternates 8 pF, 40 pF and CDAC = 4 
pF for both case. The switch bypasses the feedback capacitor CF to discharge CF and set an initial 
condition in circuit as well as DC operation point of amplifier at the beginning of the simulation. 
The switch opens during transient analysis. The testbench circuit corresponds with real usage. 
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Fig. 6.7: Testbenches for dynamic analysis of SC network 
The transient analysis of SC network with CTOT variations results are as follows. Output currents 
are capable to drive loads in time. An overshoot occurs at the output voltage response. However, 
it can be seen in detail in Fig. 6.8b that the OTA in SC networks achieves smooth settling as well 
and systematic offset is also 56 µV. The settling output values are ensured by capacitor divider 
and corresponds to Eq. 4.1. The difference of potential should equal 1/4 VDD for the case with 
capacitors ratio 4/8 pF. Thus, the output voltage responses are 0.825 V and 2.475 V. For the 
second case, when capacitors ratio is 4/40 pF, the difference of potential should equal 1/20 VDD. 
Thus, the output voltage responses are 1.485 V and 1.815 V.  
 
Fig. 6.8: Transient analysis a) SC network with CTOT variations, b) settling detail  
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6.3 Noise Performance 
Other important parameters describe noise performance. The first one is called output AC noise. 
Note that product that AC characteristic modulates the output AC noise is an input referred 
noise. At the beginning of design process the same testbench is chosen circuit for noise 
simulation as simulation of AC characteristic (Fig. 6.1). Method with AC killer provides 
completely wrong results of noise performance. It is caused by devices making the open loop 
feedback. Unfortunately, this testbench circuit (for noise simulation) was mostly used during 
design process. The methodology of noise simulation was changed during finishing of this work. 
It is described below. This is one of the reason why noise performance does not pass very well. 
The new proposed method for output AC noise simulation is illustrated in Fig. 6.9. The key device 
in the circuit is VSTB source and its command for loop stability analysis. The classical method for 
stability analysis is to break the feedback loop at an appropriate point on AC analysis, while 
maintaining correct DC conditions. This means that the loop must be terminated with the 
appropriate impedance it ‘sees’ looking at the loop input [18]. It is necessary to define a source 
of noise and its noise frequency band. These parameters are common for the AC and noise 
simulations. This is included in control script code which can be found in appendix 8A.8. The 
capacitors placing corresponds with real usage. The switch bypasses the feedback capacitor CF 
to discharge CF and sets an initial condition in the circuit. The DC operation point of amplifier 
must be saved at the beginning of the simulation. This testbench circuit also simulates AC 
characteristic. It is necessary to mention that AC characteristics simulated by AC killer are equal 
to AC characteristics simulated with LSTB command.  
 
Fig. 6.9: Testbenches for noise analysis of proposed OTA 
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To quantify amount of noise root mean square is used of spectral noise density of output noise 
(Eq. 6.2). Circuit of proposed sigma-delta modulator contains chopping scheme of the feedback 
capacitor CF, which is not depicted in this case. It causes that noise below the chopping frequency 
is attenuated, therefore, the frequency range of RMS can be considered between 100 kHz to 
1 GHz. 
 𝑅𝑀𝑆𝑂𝑛𝑜𝑖𝑠𝑒 = √∫ 𝑆𝑁𝐷2(𝑓)𝑑𝑓
𝑓2
𝑓1
 Eq. 6.2 
The spectral noise density of the output is plotted in Fig. 6.10, where two curves are compared. 
The first one appertains to the proposed OTA and the second one appertains to initial amplifier. 
This amplifier is implemented in feasibility study and proposed OTA should replace it. It is 
obvious that the proposed OTA has better noise performance. Flat characteristic in middle of 
frequency range is caused by output regulated cascode. The form of RMS, which basically sums 
an area under the curve, has been employed. The value of RMS noise of the proposed OTA 
equals to 165 µV. The value of RMS noise of the initial amplifier is 310 µV, so the proposed OTA 
achieves approximately 47 % improvement in the output noise at frequency range from 100 kHz 
to 1 GHz. Note that findings are simulated for open loop case.     
 
Fig. 6.10: The output spectral noise density of the proposed OTA and comparing amplifier 
Another solution how to confirm noise performances is to embed the proposed OTA into sigma-
delta converter and launch at least 20 noisetran runs. There must be also defined the range of 
the noise frequency band. The range is set from 0 Hz to 200 MHz. Setting a higher frequency 
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does not add a significant noise error according to Fig. 6.10. Setting zero frequency accelerates 
significantly an algorithm of calculation. The number of runs accurate results of the simulation 
[18]. The circuit of the whole system of sigma-delta converter cannot be published, because it 
contains a ST confidential information.  
Details of noisetran can be found in Fig. 6.11, where results are plotted for capacitors ratio 4/8 
pF and 8 accumulation pairs. Note that OTA is not the only block with the noise performance in 
the sigma-delta modulator. However, it adds significant amount of noise. The difference of 
curves 2.13 mV (Fig. 6.11a) is probably noise component sampled through an input switch. 
Accumulations imply that the signal passes through the sigma-delta modulator 16 times and 
noise could be summarized. The noise folding occurred. Noise from higher frequency band is 
folded around of DC component. Thus noise component is sampled as DC value [19].  In noise 
transient analysis a peak-to-peak value of curves in time domain should correspond with relation 
between RMS noise and peak-to-peak value. The suitable convert is 6.6 times the RMS value 
which is exceeded only 0.1 % of the time [20]. Thus, sampled deviation can reach hundreds of 
microvolts. Noise component has not determination. It should be added in the first sampling 
action and neglected during the second one. Sigma-delta modulator accumulates even more 
than 16 times, it can be 128 accumulations. Therefore, the noise component brings a significant 
error of few millivolts (Fig. 6.11b) in converting process. To achieve a lower noise error the 
capacitors ratio 4/40 pF can be used. The noise component decreases 10 times but output signal 
decreases as well. However, a signal-to-noise ratios are equal for both capacitor variations. 
 
Fig. 6.11: 20 runs noise transient analysis of sigma-delta modulator 
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6.4 Summary of Results 
All parameters have been discussed in previous sub-chapters in detail. Thus, recapitulation is 
summarized in Tab. 6.2 , where all parameters correspond to the worse case of capacitors ratio. 
It means CDAC = 4 pF and CF = 40 pF or CTOT = 4 pF as one equivalent capacitor. However, noise 
performances are simulated for CDAC = 4 pF and CF = 8 pF. Lower capacitor’s ratio causes higher 
unity gain frequency. It provides worse value of RMS noise but SNR remains. 
Tab. 6.2: Summarized parameters of proposed OTA 
 
Parameter Worst case value Nominal value 
DC gain 128.5 dB 134.7 dB 
Unity gain bandwidth 11.9 MHz 14.4 MHz 
Phase margin  70.1° 71.1° 
Gain margin 20 dB 20.5 dB 
PSSR  (DC level) 141.8 dB 148 dB 
Slew-rate 53 V/µs 61 V/µs 
Systematic offset 800 µV 56 µV 
Output swing Vss + 780 mV ÷ VDD – 810 mV Vss + 720 mV ÷ VDD – 750 mV 
RMS noise  192 µV 165 µV 
Quiescent supply current 107.6 µA 105.7 µA 
Supply voltage 2.7 V 3.3 V 
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7 Conclusion 
Before results of operational transconductance amplifier are discussed, it necessary to mention 
how the EKV model parameters extraction is well done step. It is very helpful for first-order hand 
design. Without any overstatement, using simply EKV models allow to start and finish this work. 
Especially if during design process final transistor dimensions must be redesigned many times. 
The proposed operational transconductance amplifier can be summarized as follows. All 
parameters for settling of the output voltage response are achieved properly. The DC gain of 
around 130 dB exceeds significantly the required 120 dB, this is caused by regulated cascode 
sub-circuits. Even if this enhanced gain solution decreases the output swing, the proposed OTA 
settles the output voltage response correctly for all supply voltages and capacitive load 
variations. The proposed OTA also achieves stability over all technology process, supply voltage, 
and temperature corners without any additive compensative method. Unity gain frequency 
specified in the first approximation during task study was 18 MHz. This value is exceeded 
unfortunately only for half capacitive load variations. This value is also required for good settling 
of the output voltage response, but previous parameters show properly settling as well. The UGF 
is raised dynamically during class AB mode. Therefore it is not necessary to reach strictly the 
defined UGF in DC operating point. Class AB configuration, implemented by adaptive biasing 
sub-circuit, also provides fast and safe driving all capacitive load variations. Of course the much 
monitored parameter as power consumption passes as well. The quiescent supply current is only 
90 µA for OTA circuit and 106 µA including biasing circuit. 
On the other hand, the lower OTA bandwidth modulates better noise performance. The value 
of RMS noise of the proposed OTA equals to 165 µV. It achieves approximately 47 % 
improvement in comparison with initial amplifier in operating frequency band. It is progress but 
implementation the proposed OTA into the sigma-delta converter cannot be recommended due 
to behavior in noise transient analysis.  Design OTA, which provides noise error maximally one 
LSB, would take more development and deeper study.  
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A.1 OTA schematic from Cadence with devices dimensions 
 [iii]   
  
A.2 OTA schematic from Cadence with DC operational point annotation  
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A.3 Full testbench schematic for AC analysis from Cadence with supply sources 
and biasing block 
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A.4 Control script code for corner simulation of AC characteristic 
 
.extract rms(onoise, 100K, 1G) 
.temp -40 27 125 
.step param pVdd list 2.7 3.3 3.6 
 
*.defwave gbp = FREQ*vm(out) 
*.plot ac w(gbp) w(gbp2) 
 
.extract ac label=PM yval(vp(out),extract(UGF))    ! vp(out) klesa 0 -
-> -180, pak preskoci na +180 
.extract ac label=GM -yval(vdB(out),extract(invphase)) 
.extract ac label=UGF xthres(vdB(out),0dB) 
.extract ac label=dcGAIN  max(vdB(out)) 
.extract ac label=invphase xthres(vp(out),0) 
 
.extract label=min_GAIN min(dcGAIN) 
.extract label=min_UGF min(UGF) 
.extract label=min_PM min(PM) 
.extract label=min_GM min(GM)  
 
.extract label=max_GAIN max(dcGAIN) 
.extract label=max_UGF max(UGF) 
.extract label=max_PM max(PM) 
.extract label=max_GM max(GM) 
 
.alter 
*path for lib_TT 
.alter 
*path for lib_FF 
.alter 
*path for lib_SF 
.alter 
*path for lib_FS 
.alter 
*path for lib_SS 
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A.5 Open loop AC characteristic over process, supply voltage, temperature for CTOT 
capacitor 4pF (top) and 3 pF (bottom) 
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A.6 Results list for CTOT capacitor 4 pF 
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A.7 Results list for CTOT capacitor 3 pF 
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A.8 Control script code for noise simulation of proposed OTA 
.param multiPo=3 
.param multiP=1 
.param nL=1 
.param pWMb=27.45 
.param pLMb=4 
.param nWMb=8.5 
.param nLMb=5 
.param pWM=8.5 
.param pLM=780m 
.param nWM=6 
.param nW=40 
.param nLM=1.5 
.param multiA=1 
.param multi=3 
.param Itail=14u 
.param pVdd=3.3 
 
.temp 27 
 
.extract rms(onoise, 100K, 1G) 
 
*.probe v 
.option gramp=9 tuning=accurate aex be 
.param Vdac_par = 1.65 
 
.alter vstbop 
.op 
.tran 30n 30n 
.probe v 
.save ../ota1.iic time=25n 
 
 
.alter vstb 
.ac dec 100 10m 1g uic 
.use ../ota1.iic ic 
.lstb Vstb 
.plot ac lstb_db 
.plot ac lstb_p 
.noise v(OUT) V4 1 
.plot noise onoise 
 
